




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification 5 : <b>G11C 11/40</b></p>	<p><b>A1</b></p>	<p>(11) International Publication Number: <b>WO 94/10686</b> (43) International Publication Date: 11 May 1994 (11.05.94)</p>
<p>(21) International Application Number: PCT/US93/10485 (22) International Filing Date: 2 November 1993 (02.11.93) (30) Priority data: 07/970,921 2 November 1992 (02.11.92) US (60) Parent Application or Grant (63) Related by Continuation US 07/970,921 (CIP) Filed on 2 November 1992 (02.11.92) (71) Applicant (for all designated States except US): NVX CORPORATION [US/US]; 1420 Constellation Drive, Colorado Springs, CO 80906 (US).</p>	<p>(72) Inventors; and (75) Inventors/Applicants (for US only) : LANCASTER, Loren, T. [US/US]; 1030 Dark Horse Drive, West, Colorado Springs, CO 80919 (US). HIROSE, Ryan, T. [US/US]; 4086 St. Andrews Court, Colorado Springs, CO 80909 (US). (74) Agent: BACHAND, Richard, A.; 5345 Wyoming, NE, Suite 203, Albuquerque, NM 87109 (US). (81) Designated States: AU, BR, JP, KR, NL, US, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).  Published With international search report. With amended claims.</p>	

(54) Title: FLASH MEMORY SYSTEM, AND METHODS OF CONSTRUCTING AND UTILIZING SAME



(57) Abstract

An N-channel SNOS or SONOS type memory array (100) has programmable memory states with a negative, depletion mode threshold lower in magnitude than the supply voltage  $V_{CC}$  when erased and a positive threshold when programmed. During reading, the supply voltage  $V_{CC}$  is applied to the drain (16), while a positive voltage  $V_R$  less than  $V_{CC} - V_{ds,sat}$  is applied to the source (14), where  $V_{ds,sat}$  is the saturation voltage of the device. A reference voltage may also be applied to the substrate (11) during a read operation. Selected devices have  $V_R$  applied to the gate (12), while inhibited devices have ground or the substrate potential  $V_{SS}$  applied to the gate (12).

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LJ	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TC	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

FLASH MEMORY SYSTEM, AND METHODS OF CONSTRUCTING  
AND UTILIZING SAME

5

BACKGROUND OF THE INVENTION

1. FIELD OF THE INVENTION

10 This invention relates to improvements in non-volatile dielectric memory cell devices and methods for operating such devices, and more particularly to improvements in scalable non-volatile dielectric memory cell device construction and biasing circuitry used therein, and to methods for reducing disturb conditions when reading, erasing, or programming non-volatile dielectric memory cells.

15

2. RELEVANT BACKGROUND

Nonvolatile memory cells of the type in which a dielectric body is configured to exhibit an electric field between the channel and gate of a field effect transistor (FET) device are becoming of increased interest. In such memory cells, although various storage mechanisms may be provided by different known dielectric materials, generally, various physical or electrical changes may be selectively programmed into the cell dielectric which result in electric fields that control a current flow in the channel of the memory transistor when the cell is addressed. Usually, individual memory cells are programmed and erased by applying particular programming voltages, often much higher than normal operating read voltages, between the gate and the source, drain, and substrate of the cell transistors. Once the cell has been programmed, a current flow induced in the channel is measurably influenced by the field produced by the dielectric, sensed by various known sensing techniques, and interpreted as a logical one or zero.

20

25

30

35

One of the major problems prior art cells have experienced is a so-called "read disturb" condition. A "disturb" is a condition that diminishes the quality of the data in the cell, or in some cases, actually changes the data held in the dielectric.

- 2 -

Disturb conditions occur primarily when a cell is read, although disturbs can occur whenever a memory array is addressed. Read disturb effects are generally only slight for each read event on any particular cell, but, in the past, read events cumulatively operate to change the information stored in the dielectric material of the cell, resulting particularly in an erased cell appearing as if it had been programmed or a programmed cell appearing as if it had been erased. A disturb condition of this proportion renders the cell, or an array in which it is embodied, virtually useless, since the number of times any cell can be read is limited.

The effects of disturb conditions are generally more widespread in a memory array than merely the particular cells being addressed. Since memory cells in most memory array constructions share some common interconnecting lines, read voltages to read a specific addressed cell are often also applied to at least some elements of adjacent and nearby cells. These unwanted voltages also may tend to create read disturb problems on the non-addressed cells, as well.

In some applications, to address these read disturb problems, multiple transistors have been employed in each memory cell to isolate the memory transistor of the cell from unintended voltages, especially when common interconnecting lines may be employed. Typically, in multiple transistor arrangements, each memory cell has three transistors, with an isolating transistor located both above and below the memory transistor. In fact, such upper isolation transistor typically may be used to select the memory cell transistor when it is addressed in order to isolate the selection voltages from the gate of the memory cell transistor itself to minimize the possibilities of read disturb events.

Although multiple transistors are widely used for voltage isolation, recently single cell nonvolatile dielectric memory arrays have been proposed. The single memory cells are addressed in read operations by an increased voltage, on the order of twice the magnitude of a supply voltage,  $V_{cc}$ , applied to the drain of the memory transistor, with  $V_{cc}$  applied to the gate and source.

- 3 -

This requires special voltage doubler or multiplier circuits on the memory array chip, and results in voltages applied to the transistor that are higher than necessary. Such techniques also are generally not scalable, since device sizes are being  
5 increasingly smaller but without concomitant supply voltage reductions. This produces significantly higher fields within the memory transistor and its memory retention dielectric.

SUMMARY OF THE INVENTION

10 In light of the above, it is, therefore, an object of the invention to provide improved non-volatile dielectric memory cell devices and methods for operating such devices.

It is another object of the invention to provide an improved non-volatile memory cell device that includes a bias circuit that enables a dielectric storage memory cell to be fully scalable,  
15 using a single transistor cell.

It is still another object of the invention to provide a method for biasing a non-volatile dielectric storage memory cell that enables a single transistor cell to be addressed without read disturb conditions to the addressed cell as well as the  
20 nonaddressed cells in the array.

It is a further object of the invention to provide a memory cell, which utilizes a non-conductive non-volatile storage element having a channel substantially fully self-aligned to a field shield isolation gate.

25 It is a still further object of the invention to provide a smaller cell size by utilizing field shield isolation.

Yet another object of the invention is to integrate cells into an array by utilizing a diffused bit line beneath a field shield isolation gate.

30 Yet another object of the invention is to reduce the write voltage and the program and erase currents.

It is yet another object of the invention to provide a novel memory cell architecture and bias scheme.

35 The above and further objects, details and advantages of the invention will become apparent from the following detailed description, when read in conjunction with the accompanying drawings.

- 4 -

The invention relates to a memory cell to construct an integrated circuit superior to known devices. More particularly, the invention comprises a memory cell that may be constructed as a single transistor non-volatile cell, integrated into a cell array. The memory cell utilizes a non-conductive non-volatile storage layer between the gate and the channel. The non-volatile storage layer may be altered by the application of an electric field or the conduction of current with its accompanying electric field between the gate and the channel regions of the transistor. Such altering of the non-volatile layer may comprise changing the stored charge in the layer, the molecular structure of the layer, or the atomic structure of the layer.

The channel is fully self-aligned to a field shield isolation gate which also permits small cell size. The non-volatile layer of material can be altered by the application of an electric field or a current with its accompanying electric field between the gate and the channel of the transistor. The non-volatile material may comprise oxides, oxynitrides, ferroelectric materials, silicon rich oxide, silicon nitride, silicon oxy-nitride, silicon rich silicon dioxide, tantalum pentoxide, carbides, ceramics, aluminum oxide, silicon carbide or ferroelectric materials, or other suitable dielectrics or multilayered dielectrics, such as SNOS, and SONOS.

Thus, according to a broad aspect of the invention, a non-volatile integrated memory circuit is presented. The circuit is formed on a semiconductor substrate, and has a memory transistor having a source, a drain, a gate, and a dielectric memory material. The dielectric memory material has programmable memory states that produce a negative transistor threshold of magnitude less than  $V_{cc}$  when the memory transistor is erased and a different threshold when the memory transistor is programmed. A biasing circuit applies selected read biasing voltages to the gate, drain, source, and substrate of the transistor. The read biasing voltages include a supply voltage,  $V_{cc}$ , applied to the drain, and a read voltage,  $V_r$ , of magnitude less than supply voltage, applied to the source and gate. A sensing circuit senses a current generated at the drain of the memory transistor in accordance

- 5 -

with the programmable state of the dielectric memory material. The biasing circuitry also may apply a reference voltage,  $V_{ss}$ , to the substrate during a read operation.

5 The dielectric memory material may be selected from the group comprising oxides, oxynitrides, ferroelectric materials, silicon rich oxide, silicon nitride, silicon oxy-nitride, silicon rich silicon dioxide, tantalum pentoxide, carbides, ceramics, aluminum oxide, silicon carbide and ferroelectric materials, or may be another suitable dielectrics or multilayered dielectrics, 10 such as SNOS, and SONOS.

The read voltage,  $V_r$ , is selected such that it is of opposite polarity and oarger in magnitude than a threshold voltage of the memory transistor after it has been freshly erased, but less than  $V_{cc} - V_{ds,sat}$ , where  $V_{ds,sat}$  is a saturation voltage of the memory 15 transistor.

In accordance with another broad aspect of the invention, a non-volatile integrated memory array is presented, incorporating a plurality of memory cells that are read in a similar fashion to that next immediately above described. Additionally, the memory 20 array may further comprise circuitry for deselecting nonaddressed memory transistors that comprises circuitry for applying selected inhibit biasing voltages to the gate, drain, and source of nonaddressed memory transistors. The inhibit biasing voltages include a supply voltage,  $V_{cc}$ , applied to the drains, and a read 25 voltage,  $V_r$ , of magnitude less than supply voltage, applied to the sources, and a reference potential,  $V_{ss}$ , applied to the gates of the transistors of the nonaddressed cells.

In accordance to yet another broad aspect of the invention, a method is presented for operating a non-volatile integrated 30 memory circuit having at least one memory cell with a single memory transistor formed in a semiconductor substrate and having a source, a drain, a gate, and a dielectric memory material that has programmable memory states that produce a negative transistor threshold of magnitude less than a supply voltage,  $V_{cc}$ , when the 35 memory transistor is erased and a different threshold when the memory transistor is programmed. The method includes the step of applying read biasing voltages to the memory transistor,

- 6 -

including a supply voltage,  $V_{cc}$ , to the drain, and a read voltage,  $V_r$ , of magnitude less than supply voltage to the source and gate. The method includes the further step of sensing a current generated at the drain of the memory transistor in accordance a

5 programmed state of the dielectric memory material.

The method may be applied to an array of non-volatile integrated memory cells, each cell having a single memory transistor. The method further includes the step of deselecting memory transistors of nonaddressed cells in the array by applying

10 selected inhibit biasing voltages to the gate, drain, and source of memory transistors of the nonaddressed cells. The inhibit biasing voltages include a supply voltage,  $V_{cc}$ , applied to the drains, and a read voltage,  $V_r$ , of magnitude less than supply voltage, applied to the sources, and a reference potential,  $V_{ss}$ ,

15 applied to the gates and substrate.

The invention results in a non-volatile memory cell and array that has a smaller surface area, has lower program/erase current and power requirements, has more reliability, and has lower vulnerability to radiation than previous devices.

#### 20 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 illustrates a schematic of a single memory cell in accordance with a preferred embodiment of the invention.

Figure 2 illustrates a schematic of an array of memory cells in accordance with another preferred embodiment of the invention.

25 Figure 3 illustrates a top plan view of one embodiment of the cell array shown in Figure 2.

Figure 4 illustrates a cross-sectional view taken along line 4-4 in Figure 3.

30 Figure 5 illustrates a cross-sectional view taken along line 5-5 in Figure 3.

Figure 6 illustrates a cross-sectional view taken along line 6-6 in Figure 3.

Figure 7 illustrates a cross-sectional view taken along line 7-7 in Figure 3.

#### 35 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

As seen in Figure 1, a schematic of a memory cell 10 that can be used in practicing the invention is illustrated. The



- 7 -

memory cell 10 is formed with a single transistor that has a storage layer of non-conducting, non-volatile material between its gate electrode 12 and the transistor channel. Additional non-conducting layers may also be provided between the gate 12 and the channel to form a multi-layer gate dielectric.

The material of the non-volatile gate dielectric is preferably of a type capable of having its properties altered by the application of an electric field or by the conduction of current with its accompanying electric field between the gate and the channel of the transistor, and imparts to the transistor negative thresholds of magnitudes less than  $V_{cc}$  by at least  $V_{ds,sat}$  in a freshly erased cell. This value is typically at least 1 volt, but is greater than an amount necessary to allow a current flow in the device in a read operation. The properties that may be altered in the material are typically either a stored charge, a molecular structure change, or an atomic structure change. Such non-conducting layers may comprise insulative materials of thicknesses less than 500 angstroms.

Examples of suitable materials of which the non-volatile gate dielectric may be constructed include, but are not limited to, oxides, oxynitrides, ferroelectric materials, silicon rich oxide, silicon nitride, silicon oxy-nitride, silicon rich silicon dioxide, tantalum pentoxide, carbides, ceramics, aluminum oxide, silicon carbide or ferroelectric materials, or other suitable dielectrics or multilayered dielectrics, such as SNOS, and SONOS. These materials have such advantages over other materials that they are generally non-conductive compared to heavily doped silicon; they are capable of being semi-permanently altered on a molecular or atomic level by an electric field or current with its accompanying electric field; their retention properties affect the surface potential of the memory cell transistor; they have properties that are stable over a wide range of temperature consistent with commercial semiconductor products; and their alteration property is to the first order reversible.

The change in properties in the above-mentioned materials affects the surface potential of the channel of the transistor to significantly alter the channel conductance under bias. Thus,

different levels of conductivity correspond to different logic states. For example, an "on" or conducting state may indicate a logic '0' and an "off" or non-conducting state may indicate a logic '1'. Therefore, by sensing the drain-to-source current under bias, the state of the stored information can be determined. Since the information is stored in a non-volatile form, the information remains stored for a period of time, typically ten years or longer, regardless of whether power is applied to the memory cell 10 or any product containing the memory cell 10.

The memory cell 10 is a single transistor having a diffused source node 14, a diffused drain node 16, a gate node 12, and a substrate node 11. The non-volatile layer 18 is schematically represented as a box with a cross between the gate and the channel to denote the presence of a non-volatile film.

A preferred operation of an N-channel embodiment of a cell in accordance with the invention is summarized in Table 1 below.

Table 1

<u>Node</u>	<u>Read</u>	<u>Read Inhibit</u>	<u>Erase</u>	<u>Program</u>	<u>Program Inhibit</u>
Substrate (P-well)	$V_{ss}$	$V_{ss}$	$V_{cc}$	$V_{pp}$	$V_{pp}$
Source	$V_r$	$V_r$	$V_{cc}$	$V_{pp}$	$V_{cc}$
Drain	$V_{cc}$	$V_{cc}$	$V_{cc}$	$V_{pp}$	$V_{cc}$
Gate	$V_r$	$V_{ss}$	$V_{pp}$	$V_{cc}$	$V_{cc}$

In Table 1,  $V_{ss}$  is a reference potential, such as ground or a negative potential with respect to ground, for example  $V_r$  less than ground,  $V_{cc}$  is a supply voltage,  $V_{pp}$  is a programming voltage, and  $V_r$  is a read voltage, below described in detail. It should also be noted that the conditions shown in Table 1 are for a N-channel device within a P-well. The device could be adapted to a P-channel device by appropriately changing the bias polarities and interchanging the Erase and Program state condition. For an N-channel device,  $V_{ss}$  is a reference potential, such as ground or zero potential,  $V_{cc}$  is a positive potential with respect to  $V_{ss}$ ,

- 9 -

typically between 3.0 and 6.0 volts,  $V_{pp}$  is a negative potential with respect to  $V_{cc}$ , typically within a range of  $V_{ss}$  to -10 volts, and  $V_r$  is a positive potential with respect to  $V_{ss}$ , typically within a range of 1.0 and 3.0 volts.

5           The cell 10 is read by the application of a voltage difference between the drain 16 and source 14, while the gate 12 is biased positive with respect to the substrate node 11 (or P-well) by an amount  $V_r$ , with the gate-to-source potential difference remaining zero. The logic state of the cell 10 may be  
10 determined by using known sensing circuitry to measure the channel current of cell 10 under the bias conditions described in the prior sentence.

          One of the advantages provided by the circuit and method of the invention is that the value of  $V_r$  is less than  $V_{cc}$ . It has  
15 been found that by using gate selection on a dielectric cell by bringing the source potential up from the potential of the substrate to a value  $V_r$ . The device can be deselected by bringing the gate potential from  $V_{cc}$  to  $V_r$ , thereby turning off the source junction, and, consequently, creating no fields between the gate  
20 the substrate that may cause a disturb condition. The purpose of  $V_r$  is to allow the method or system of reading individual cells in a cell array (best seen in Figure 2 and Table 2 described hereinafter) without causing a disturb to the cells of the array, and particularly to the addressed cell(s). It should be noted  
25 that the read inhibit voltages are applied to the nonaddressed cells to actively deselect the nonaddressed cells, by applying  $V_r$  to the sources and  $V_{ss}$  to the gates of the transistors of the nonaddressed cells. Again, these voltages turn off the source junction, and, consequently, create no fields between the gate  
30 the substrate, reducing or eliminating any disturb conditions.

          On the other hand, the upper limit of the magnitude of the value of  $V_r$  should be selected to be less than  $V_{cc}$ , and preferably less than  $V_{cc} - V_{ds,sat}$ , where  $V_{ds,sat}$  is the saturation voltage of the device. Since the voltage on the drain of a cell being read is  
35  $V_{cc}$ , the value of  $V_r$  on the source and gate should be selected to still enable sufficient current to flow to be detectable. Moreover, since the erase threshold decreases (becomes more

- 10 -

positive) with age, a cell containing older data produces less current when addressed. Thus, the upper limit that can be selected for  $V_r$  needs to take end of life conditions into consideration. Thus, preferably,  $V_r$  should be selected to be as close to the threshold of a freshly erased cell as possible, which allows sufficient current to flow for reliable sensing at end of life.

In contrast to the cell read operation described above, the cell 10 may be "read inhibited" by setting the gate 12 equal to the potential of the substrate 11 at  $V_{ss}$  while the drain 10 and the source 14 are set at the same potentials as used during a read operation,  $V_{cc}$  and  $V_r$ , respectively. This operation is particularly useful when the cell 10 is connected in plurality with cells that share common bit and virtual source lines. In this configuration, one cell can be read while all other cells in parallel are "read inhibited" or deselected. This operation occurs without disturbing the data stored in either the addressed and selected cells or the unaddressed and deselected cells in a read operation.

The selection of an appropriate value of  $V_r$  depends on a number of factors related to the threshold voltage of an erased device. More particularly, it is recognized that the threshold voltage of a freshly erased device is larger than that of a device at end of life. End of life is generally regarded to mean a time at which the thresholds of programmed and erased devices decay to predetermined acceptable levels, and is typically on the order of about 10 years. The range of suitable minimum values for  $V_r$  is measured with regard to a freshly erased device, and can be selected to be a value that is of opposite polarity and larger in magnitude than the maximum erase threshold. The erase threshold is used to mean the threshold voltage for reading an erased cell. It will, of course be appreciated that an erase threshold can be established by design, taking into account the choice and thickness of the gate dielectric and nonvolatile materials, the size of the memory array, the number of cells that may be contributing to the output sense current, the voltage sensing capabilities of the sensing circuitry, and so forth.

- 11 -

Thus, the erase threshold of a device should be such that the state of a single cell can unmistakably be sensed in the particular construction chosen, at any point during the lifetime of the stored data in that cell. So,  $V_r$  may be selected to produce a maximum predetermined cell current in a deselected freshly erased cell, which, when summed over all the deselected cells on a common bit line, each being in a freshly erased state, will produce substantially less current than is required by sensing circuitry to correctly sense a program state in a single selected cell.

The cell 10 can be erased by setting the gate 12 potential to a negative value with respect to the channel or substrate. For example, the source 14, drain 16 and P-well 11 are biased at  $V_{cc}$  while the gate is biased at  $V_{pp}$ . These conditions are held typically 10 milliseconds or less. The drain 16 or source 14, but not both simultaneously, could be allowed to "float" to the P-well potential.

In a similar manner, the cell 10 can be programmed by setting the substrate, source 14, and drain 16 to the same  $V_{pp}$  potential, while setting the gate 12 potential to a positive value with respect to the channel or source 14. For example, the source 14, drain 16 and P-well 11 are biased at  $V_{pp}$  while the gate is biased at  $V_{cc}$ . Again, the conditions are typically held for 10 milliseconds or less and the drain 16 or source 14, but not both simultaneously, could be allowed to float to the P-well potential.

Another feature of the single cell 10 device is its ability to "program inhibit" the cell 10 as shown in the Program Inhibit column of Table 1. This operation is used when a plurality of cells 10 share a common gate along a row. A single cell 10 along a row can be programmed while the other cells 10 on that row are program inhibited.

Thus, in operation, if a selected device is erased,  $V_r$  is selected such that current flows in the device when the gate and source potentials are equal to  $V_r$  and the drain potential is  $V_{cc}$ , which is larger than  $V_r$ . The potential in the erased device channel is between  $V_{cc}$  and  $V_r$ , thus preventing a "disturb"

- 12 -

condition by reinforcing the erase state of the dielectric. Since the device is not selected,  $V_{ss}$  is applied to the gate; consequently, no or very little current flows while the source is at  $V_p$ . If an erased device has a negative threshold voltage less than  $V_p$  in magnitude, a device with its gate at  $V_{ss}$  will be off and there will be no gate to substrate (or channel) field to disturb the non-volatile state.

On the other hand, if the device is programmed and has a positive threshold voltage, no current will flow under the read bias conditions of any of the cells. No channel will form in the programmed device and a voltage drop will occur that reinforces the programmed state, thus preventing a disturb condition. In a read inhibit condition with a programmed positive threshold voltage, a cell with its gate at  $V_{ss}$ , will be off and the gate to substrate potential will be zero, which also is a non-disturb condition.

The drain to source current may be sensed or measured using any one of known techniques. If the cell is erased, the channel is conductive and current flows from drain to source. If cell is programmed, the channel is non-conductive and none to a slight current is present.

As best seen in Figure 2, the cell may be arranged in a plurality of columns and rows of identical cells (10', 10'', 10''', 10''') to form a cell array to construct a high density memory product, such as a one or sixteen megabit flash memory device, or the like. The drawings illustrate a 2 x 2 array, but such figures are not intended to limit the number of cells possible in an array.

As schematically shown in Figure 2, the cells 10' and 10''' are connected at the source nodes 14' and 14''' to the virtual ground line 106, designated as VGO; and the source nodes 14'' and 14'''' of cells 10'' and 10'''' are connected to the virtual ground line 108, designated as VG1. Likewise, the drain nodes 16' and 16''' of the cells 10' and 10''' are connected to the bit line 102, designated as BL0, and the drain nodes 16'' and 16'''' of the cells 10'' and 10'''' are connected to bit line 104, designated as BL1.

- 13 -

The cells 10' and 10'' share a common gate line 110 (SG0), and cells 10''' and 10'''' share a common gate line 112 (SG1). Simply stated, the drain nodes 16 and source nodes 14 are "shared" among the cells 10 in columns and the gate nodes 12 are "shared" among the cells 10 in rows. Since the source nodes 14 and drain nodes 16 are not "shared" among cells 10 in any row, independent control of source lines is possible, permitting unaddressed cells to be actively deselected for elimination of high currents and "disturbed" cells.

On the other hand, cells 10 with "shared" or common drain nodes 16 and source nodes 14 have separate gate nodes 12 permitting a single addressed cell 10 to be programmed or read. Of course, an entire row of cells 10 can be read, erased or programmed, if desired.

The bit lines BL0, BL1, . . . and virtual ground lines VG0, VG1, . . . of the individual cells 10' - 10'''' are addressed by signals from a Y-decoder 113, which decodes address signals applied to an input address bus 114. In like manner, the gate lines SG0, SG1, . . . are addressed by signals from an X-decoder 115, which decodes address signals applied to an input address bus 116. The X- and Y-decoders 115 and 113 each receive a read voltage  $V_r$ , from source 117, a supply voltage  $V_{cc}$ , a reference potential  $V_{ss}$ , and a programming voltage  $V_{pp}$ , for selective application to the respective bit, virtual ground, gate lines, and substrate of the array 100, as well as read, erase, and program control signals to specify the particular function to be performed and voltage levels to be selected and applied. The construction of the voltage source  $V_r$  117 can be a voltage divider, band gap, or other similar circuit. The control signals and addresses can be applied to the X- and Y-decoders internally or externally from the integrated circuit chip on which the array is constructed, in a manner known in the art. The current produced on the bit lines BL0, BL1, . . . is sensed by a sense amplifier 118, for delivery to an output terminal 119. The sense amplifier 118 can be of any known suitable type.

Table 2 below describes a preferred operation of the cell array 100 shown in Figure 2.

- 14 -

Table 2

	<u>Node</u>	<u>Read Cells 0 &amp; 1 Read Inhibit Cells 2 &amp; 3</u>	<u>Erase Cells 0 &amp; 1</u>	<u>Program Cell 0 Program Inhibit Cell 1</u>
5	Substrate (P-Well)	$V_{ss}$	$V_{cc}$	$V_{pp}$
10	SG0	$V_r$	$V_{pp}$	$V_{cc}$
	SG1	$V_{ss}$	$V_{cc}$	$V_{pp}$
15	BLO	$V_{cc}$	$V_{cc}$	$V_{pp}$
	VGO	$V_r$	Float	Float
	BL1	$V_{cc}$	$V_{cc}$	$V_{cc}$
20	VG1	$V_r$	Float	Float

The cell array 100 can be read by sensing a current on the bit lines 102, 104 by known sensing techniques. If an erased device has a negative threshold voltage with its gate and source potential at  $V_r$ , established as described above, the erased device will be on and conducting current.

The cell array 100 enables a read system that allows a selection of individual cells 10 within a column of common cells 10 without causing a "disturb" condition. As described above, a "disturb" condition occurs when an electric field that is at a polarity that changes the state of the cell occurs between a gate and the substrate. A read inhibit bias system allows the active "deselection" of individual unaddressed cells within a column of common cells without causing a "disturb" condition. A program inhibit bias system allows the active "deselection" of individual cells within a row of common cells 10 without causing a "disturb" condition in a cell 10.

A group of cells in the array 100 can be erased by biasing a gate, such as 12' to  $V_{pp}$ , erasing all of the cells on gate line 110. Since there is no erase inhibit operation, in distinction to a program inhibit operation, all of the cells that share a common gate are erased simultaneously. By biasing one gate to  $V_{pp}$  and either connecting all other nodes to  $V_{cc}$  or allowing the other



- 15 -

nodes to float, only the cells with  $V_{pp}$  on the gate will be erased. The gate-to-channel potential will be zero on all other devices, thus the state in these cells will remain undisturbed. The erase bias conditions are typically established for 10

5

Program conditions can be established on a common gate, and inhibited in all cells on that common gate except those for which a programmed state is desired. A program condition can be established by biasing the substrate or P-well at  $V_{pp}$  and placing

10 a common gate at  $V_{cc}$  (such as SGO on cells 0 and 1). If an erased state is to be preserved in any of the cells on the common gate, then either or both of the source or drain nodes of that cell are biased at  $V_{cc}$  (such as in cell 1). With only one of the two at  $V_{cc}$  the other node must be allowed to float so that no current flows

15 and the gate-to-channel voltage will be zero. During a program operation, isolation between adjacent cells can be improved with back bias by establishing a P-well 11 bias that is more negative than  $V_{pp}$ , typically by 0.5 to 2.0 volts. The program bias conditions are typically established for 10 milliseconds or less.

20

Since the program and program inhibit conditions are selected on a cell-by-cell basis, typical operation of a cell array will involve first erasing all the cells on a given common gate followed by a program or program inhibit operation of all of the same cells. By following this sequence, a byte, page or

25 block of data can be stored by first erasing the data segment then programming the same segment, inhibiting where an erased state is desired. A byte is either eight or sixteen bits along a given row of cell 10, a page is a whole row of cells 10, and a block is a section of the memory array composed of several rows

30 and columns of cells 10. In a block operation, the entire block may be erased at once followed by a sequence of page or byte program operations on the cells within the block, such that each cell is either programmed or left erased by a program inhibit. Such a sequence of operations would be called a "write", a byte

35 write, a page write, or a block write, depending on the data size. Another possibility is to erase an entire block, but

- 16 -

program or inhibit within that block as data becomes available for storage at some later time, on a page or byte basis.

A topographical plan view of a typical cell array 100 that is shown schematically in Figure 2 is shown in Figure 3. The cells 10' to 10'''' utilize field shield isolation means to provide isolation between nodes of adjacent cells to reduce cell size. In this embodiment, the gate conductors 110,112 may comprise doped poly-silicon layers. However, conducting materials such as aluminum, refractory metals, or other known conducting materials may be used. The bit lines 102,104 are diffused N+/N- nodes. Isolation is provided by a first poly-silicon layer field shield device 126 with a gate held at the potential of the P-well. The memory storage area is shown at 120.

As seen in Figure 4, a cross-section taken along the line 4-4 of Figure 3 illustrates a side view of the array 100. The storage dielectric 122 is shown between the substrate and poly 2 layer 110,112. The field shield 126 is formed from a poly 1 layer. The layer 110,112 and dielectric 122 are self-aligned by the use of a single mask to etch both layers as described later. The field shield 126 separates the memory channel doping areas 128.

Shown in Figure 5 is a cross-section taken along line 5-5 in Figure 3. The section shows the device between memory areas 120 and the field shield isolation means 126.

Shown in Figure 6 is a cross-section taken along line 6-6 in Figure 3 showing the device through the memory areas 120. The channel doping 128 is provided in the channel region in this figure. This doping level in the memory channel 128 is chosen to set the average of the program and erase state threshold voltages such that the value of the average of the program and erase state threshold voltages after 10 years (or end of life) is near or slightly below  $V_{ss}$ .

The implants (N+/N-) 130, 132 are best seen in Figures 6 and 7. The N- implant 132 surrounds the N+ 130 by using the same mask as that used for the N+ region 130. The N- region 132 improves the junction breakdown characteristics, improves the

- 17 -

endurance of the dielectric 122 and reduces the junction capacitance of the lines 102, 104, 106 and 108. The N+ region 130 provides low sheet resistance along the lines 102, 104, 106 and 108. The N+/N- (130,132) regions are constructed into the substrate before the construction of the field shield 126 so that the bit lines 102,104 and the virtual ground lines 106 and 108 can traverse beneath the poly 1 layer 126.

Figure 7 illustrates a cross section taken along line 7-7 in Figure 3 which shows the array 100 cut between memory areas 120. Note that the N+/N- (130,132) forming bit lines 102,104 and virtual ground lines 106 and 108 continue between cells beneath field shield 126.

The cell described above can be constructed using many different processing techniques. One process flow is described here in outline form using a SONOS cell construction. The dielectric is a stack of tunnel oxide grown on the substrate, silicon oxy-nitride deposited on the tunnel oxide, and a deposited layer of silicon dioxide. An N-type starting wafer is assumed. Ranges are supplied for some thicknesses, times and temperatures. These ranges are provided for clarification of function, and not meant to indicate the only acceptable values. Only the processing steps that are required to construct the memory cell are included. Other processing steps that are required for integration with other circuit elements and interconnection can be performed in addition to the steps listed below by using techniques that are commonly known by those skilled in the art of integrated circuit processing.

1. P-Well Construction  
Oxidation (100-200 Angstroms)  
P-Well Photomasking Steps  
P-Well Boron Implant  
Photoresist Removal  
P-Well Drive (1000-1200 degrees C, 2 to 12 hours)
2. Bit-line Formation  
Clean (Etch to remove 100-200 Angstroms SiO<sub>2</sub>)  
Oxidation (100-200 Angstroms)  
Silicon Nitride Deposition (1000-2000 Angstroms)  
Bit-Line Photomasking Steps  
Silicon Nitride Etch (Reactive Plasma Etching)

- 18 -

- N- Implant (Phosphorous  $1E14-5E15/cm^2$ )  
N+ Implant (Arsenic  $1E15-1E16/cm^2$ )  
Photoresist Removal  
Oxidation (500-2000 Angstroms)  
5 Silicon Nitride Removal (Hot Phosphoric Acid)
3. Field Shield  
Clean (Etch to remove 100-200 Angstroms)  
Threshold Adjust Implant (Boron  $1E11-1E12/cm^2$ )  
10 Gate Oxidation (100-500 Angstroms)  
Poly 1 Deposition (2000-5000 Angstroms)  
Poly Doping ( $POCl_3$ , 900 Degrees C)  
Etch (To Bare Poly)  
15 Poly 1 Photomasking Steps  
Poly 1 Etch (Reactive Plasma Etch)  
Photoresist Removal
4. Spacer Oxide Formation  
20 Deposit Conformal CVD Oxide (1000-4000 Angstroms)  
Anisotropic Oxide Etch (Reactive Plasma Etch to  
Substrate)  
Clean  
Oxidation (100-500 Angstroms)
- 25 5. SONOS Cell Construction  
Threshold Implant (Boron or phosphorus  $1E11-1E12/cm^2$ )  
Clean (Etch 100-500 Angstroms, Bare Silicon in Cell  
Channel)  
30 Tunnel Oxide (0-25 Angstroms)  
Silicon Oxy-Nitride Deposition (10-300 Angstroms)  
Top Oxide Deposition (0-100 Angstroms)  
Poly 2 Depositions (2000-5000 Angstroms)  
Poly 2 Doping (Phosphorus, Ion Implant  $1E15-5E16/cm^2$ )  
Implant Anneal (800-900 Degrees C)  
35 Poly 2 Photomasking Steps  
SONOS Etch (Reactive Plasma Etch)  
Photoresist Removal

We claim:

- 1 1. A non-volatile integrated memory circuit, comprising:  
2 a semiconductor substrate;  
3 a memory transistor formed in said substrate, said memory  
4 transistor having a source, a drain, a gate, and a dielectric  
5 memory material that has programmable memory states that produce  
6 a negative transistor threshold of magnitude less than  $V_{cc}$  when  
7 the memory transistor is erased and a different threshold when  
8 the memory transistor is programmed;  
9 biasing circuitry for applying selected read biasing  
10 voltages to the gate, drain, and source of said transistor, said  
11 read biasing voltages including a supply voltage,  $V_{cc}$ , applied to  
12 the drain, and a read voltage,  $V_r$ , of magnitude less than supply  
13 voltage, applied to the source and gate;  
14 and sensing circuitry for sensing a current generated at the  
15 drain of said memory transistor in accordance with the  
16 programmable state of said dielectric memory material.
  
- 1 2. The non-volatile integrated memory circuit of claim 1 wherein  
2 said biasing circuitry further comprises circuitry for applying a  
3 voltage to the substrate.
  
- 1 3. The non-volatile integrated memory circuit of claim 2 wherein  
2 said voltage applied to the substrate is a reference potential,  
3  $V_{ss}$ .
  
- 1 4. The non-volatile integrated memory circuit of claim 3 wherein  
2 said reference potential is ground.  
3
  
- 4 5. The non-volatile integrated memory circuit of claim 3 wherein  
5 said reference potential is  $V_r$  less than ground.
  
- 1 6. The non-volatile integrated memory circuit of claim 1 wherein  
2 said dielectric memory material is selected from the group  
3 comprising oxides, oxynitrides, ferroelectric materials, silicon  
4 rich oxide, silicon nitride, silicon oxy-nitride, silicon rich

5 silicon dioxide, tantalum pentoxide, carbides, ceramics, aluminum  
6 oxide, silicon carbide and ferroelectric materials.

1 7. The non-volatile integrated memory circuit of claim 1 wherein  
2 said dielectric memory material is a multilayered dielectric.

1 8. The non-volatile integrated memory circuit of claim 7 wherein  
2 said multilayered dielectric is SNOS.

1 9. The non-volatile integrated memory circuit of claim 7 wherein  
2 said multilayered dielectric is SONOS.

1 10. The non-volatile integrated memory circuit of claim 1  
2 wherein said read voltage is of magnitude larger than a threshold  
3 voltage of the memory transistor after it has been freshly  
4 erased.

1 11. The non-volatile integrated memory circuit of claim 1  
2 wherein said read voltage is less than  $V_{cc} - V_{ds,sat}$ , where  $V_{ds,sat}$  is  
3 a saturation voltage of the memory transistor.

1 12. A non-volatile integrated memory array, comprising:  
2 a semiconductor substrate;  
3 a plurality of addressable memory transistors in said  
4 substrate, each of said memory transistors having a source, a  
5 drain, a gate, and a dielectric memory material that has  
6 programmable memory states that produce a negative transistor  
7 threshold of magnitude less than  $V_{cc}$  when the memory transistor is  
8 erased and a different threshold when the memory transistor is  
9 programmed;  
10 biasing circuitry for applying selected read biasing  
11 voltages to the gate, drain, and source of at least an addressed  
12 one of said memory transistor, said read biasing voltages  
13 including a supply voltage,  $V_{cc}$ , applied to the drain, and a read  
14 voltage,  $V_r$ , of magnitude less than supply voltage, applied to the  
15 source and gate;

16           and sensing circuitry for sensing a current generated at the  
17 drain of said memory transistor in accordance with the  
18 programmable state of said dielectric memory material of said  
19 addressed memory transistor.

1       13. The non-volatile integrated memory array of claim 12 further  
2 comprising circuitry for deselecting nonaddressed memory  
3 transistors.

1       14. The non-volatile integrated memory circuit of claim 13  
2 wherein said biasing circuitry further comprises circuitry for  
3 applying a voltage to the substrate.

1       15. The non-volatile integrated memory circuit of claim 14  
2 wherein said voltage applied to the substrate is a reference  
3 potential,  $V_{ss}$ .

1       16. The non-volatile integrated memory circuit of claim 14  
2 wherein said voltage applied to the substrate is a  $V_r$  less than  
3 ground.

1       17. The non-volatile integrated memory circuit of claim 15  
2 wherein said reference potential is ground.

1       18. The non-volatile integrated memory array of claim 14 wherein  
2 said circuitry for deselecting nonaddressed memory transistors  
3 comprises circuitry for applying selected inhibit biasing  
4 voltages to the gate, drain, and source of nonaddressed memory  
5 transistors, said inhibit biasing voltages including a supply  
6 voltage,  $V_{cc}$ , applied to the drains, and a read voltage,  $V_r$ , of  
7 magnitude less than supply voltage, applied to the sources, and a  
8 reference potential,  $V_{ss}$ , applied to the gates and the substrate.

1       19. The non-volatile integrated memory circuit of claim 12  
2 wherein said dielectric memory material is selected from the  
3 group comprising oxides, oxynitrides, ferroelectric materials,  
4 silicon rich oxide, silicon nitride, silicon oxy-nitride, silicon

5 rich silicon dioxide, tantalum pentoxide, carbides, ceramics,  
6 aluminum oxide, silicon carbide and ferroelectric materials.

1 20. The non-volatile integrated memory circuit of claim 12  
2 wherein said dielectric memory material is a multilayered  
3 dielectric.

1 21. The non-volatile integrated memory circuit of claim 20  
2 wherein said multilayered dielectric is SNOS.

1 22. The non-volatile integrated memory circuit of claim 20  
2 wherein said multilayered dielectric is SONOS.  
3

4 23. The non-volatile integrated memory circuit of claim 12  
5 wherein said read voltage is of magnitude larger than a threshold  
6 voltage of the memory transistor after it has been freshly  
7 erased.

1 24. The non-volatile integrated memory circuit of claim 12  
2 wherein said read voltage is less than  $V_{cc} - V_{ds,sat}$ , where  $V_{ds,sat}$  is  
3 a saturation voltage of the memory transistor.

1 25. A method for operating a non-volatile integrated memory  
2 circuit having at least one memory cell with a single memory  
3 transistor having a source, a drain, a gate, and a dielectric  
4 memory material that has programmable memory states that produce  
5 a negative transistor threshold of magnitude less than a supply  
6 voltage,  $V_{cc}$ , when the memory transistor is erased and a different  
7 threshold when the memory transistor is programmed, comprising:  
8 applying read biasing voltages to said memory transistor,  
9 including a supply voltage,  $V_{cc}$ , to the drain, and a read voltage,  
10  $V_r$ , of magnitude less than supply voltage to the source and gate;  
11 and sensing a current generated at the drain of said memory  
12 transistor in accordance a programmed state of said dielectric  
13 memory material.



1 26. The method of claim 25 further comprising applying a further  
2 read biasing voltage by applying a voltage to the substrate.

1 27. The method of claim 26 wherein said step of applying a  
2 voltage to the substrate comprises applying a reference  
3 potential,  $V_{ss}$  to said substrate.

1 28. The method of claim 25 further comprising selecting said  
2 dielectric material from the group comprising oxides,  
3 oxynitrides, ferroelectric materials, silicon rich oxide, silicon  
4 nitride, silicon oxy-nitride, silicon rich silicon dioxide,  
5 tantalum pentoxide, carbides, ceramics, aluminum oxide, silicon  
6 carbide and ferroelectric materials.

1 29. The method of claim 25 further comprising forming said  
2 dielectric memory material from a multilayered dielectric.

1 30. The method of claim 25 further comprising forming said  
2 dielectric memory material from SNOS.

1 31. The method of claim 25 further comprising forming said  
2 dielectric memory material from SONOS.

1 32. The method of claim 25 further comprising establishing said  
2 read voltage to have a magnitude larger than a threshold voltage  
3 of the memory transistor after it has been freshly erased.

1 33. The method of claim 25 further comprising establishing said  
2 read voltage to have a magnitude less than  $V_{cc} - V_{ds,sat}$ , where  $V_{ds,sat}$   
3 is a saturation voltage of the memory transistor.

1 34. A method for reading an array of non-volatile integrated  
2 memory cells, each cell having a single memory transistor having  
3 a source, a drain, a gate, and a dielectric memory material that  
4 has programmable memory states that produce a negative transistor  
5 threshold of magnitude less than a supply voltage,  $V_{cc}$ , when the

6 memory transistor is erased and a different threshold when the  
7 memory transistor is programmed, comprising:

8 applying read biasing voltages to a memory transistor of an  
9 addressed one of said cells, said read biasing voltages including  
10 a supply voltage,  $V_{cc}$ , to the drain, and a read voltage,  $V_r$ , of  
11 magnitude less than supply voltage to the source and gate;

12 and sensing a current generated at the drain of said memory  
13 transistor in accordance a programmed state of said dielectric  
14 memory material.

1 35. The method of claim 34 further comprising deselecting memory  
2 transistors of nonaddressed cells.

1 36. The method of claim 35 wherein said step of deselecting  
2 memory transistors of nonaddressed cells comprises applying  
3 selected inhibit biasing voltages to the gate, drain, and source  
4 of memory transistors of said nonaddressed cells, said inhibit  
5 biasing voltages including a supply voltage,  $V_{cc}$ , applied to the  
6 drains, and a read voltage,  $V_r$ , of magnitude less than supply  
7 voltage, applied to the sources, and a reference potential,  $V_{ss}$ ,  
8 applied to the gates.

1 37. The method of claim 34 further comprising applying a read  
2 biasing voltage to the substrate.

1 38. The method of claim 37 wherein said step of applying a read  
2 biasing voltage to the substrate comprises applying a reference  
3 potential,  $V_{ss}$ , to said substrate.

1 39. The method of claim 37 wherein said step of applying a read  
2 biasing voltage to the substrate comprises applying a reference  
3 potential of  $V_r$  less than ground to said substrate.

1 40. The method of claim 34 further comprising selecting said  
2 dielectric memory material is from the group comprising oxides,  
3 oxynitrides, ferroelectric materials, silicon rich oxide, silicon  
4 nitride, silicon oxy-nitride, silicon rich silicon dioxide,

5 tantalum pentoxide, carbides, ceramics, aluminum oxide, silicon  
6 carbide and ferroelectric materials.

7

8 41. The method of claim 34 further comprising selecting said  
9 dielectric memory material is a multilayered dielectric.

1 42. The method of claim 41 wherein said step of selecting said  
2 dielectric memory material is a multilayered dielectric is  
3 selecting SNOS.

1 43. The method of claim 41 wherein said step of selecting said  
2 dielectric memory material is a multilayered dielectric is  
3 selecting SONOS.

1 44. The method of claim 34 further comprising establishing said  
2 read voltage to have a magnitude larger than a threshold voltage  
3 of the memory transistor after it has been freshly erased.

1 45. The method of claim 34 further establishing said read  
2 voltage to have a magnitude less than  $V_{cc} - V_{ds,sat}$ , where  $V_{ds,sat}$  is a  
3 saturation voltage of the memory transistor.

## AMENDED CLAIMS

[received by the International Bureau on 22 March 1994 (22.03.94),  
original claims 1,3,10-12,15,16,18,23-25,27,32-34,36,38,40,44 and 45 amended;  
other claims unchanged (8 pages)]

- 1 1. A non-volatile integrated memory circuit, comprising:  
2 a semiconductor substrate;  
3 a memory transistor formed in said substrate, said memory  
4 transistor having a source, a drain, a gate, and a dielectric  
5 memory material that has programmable memory states that produce  
6 a first transistor threshold of magnitude less than a magnitude  
7 of a supply voltage,  $V_{cc}$ , when the memory transistor is erased  
8 and a different threshold when the memory transistor is  
9 programmed;  
10 biasing circuitry for applying selected read biasing  
11 voltages to the gate, drain, and source of said transistor, said  
12 read biasing voltages including a read voltage,  $V_r$ , of magnitude  
13 less than the magnitude of the supply voltage applied to the  
14 source and gate, with the supply voltage applied between the  
15 drain the the substrate;  
16 and sensing circuitry for sensing a current generated at the  
17 drain of said memory transistor in accordance with the  
18 programmable state of said dielectric memory material.
- 1 2. The non-volatile integrated memory circuit of claim 1 wherein  
2 said biasing circuitry further comprises circuitry for applying  
3 a voltage to the substrate.
- 1 3. The non-volatile integrated memory circuit of claim 2 wherein  
2 said memory transistor is an n-channel memory transistor, said  
3 supply voltage has a magnitude,  $V_{cc}$ , applied to the drain, and  
4 said voltage applied to the substrate is a reference potential,  
5  $V_{ss}$ .
- 1 4. The non-volatile integrated memory circuit of claim 3 wherein  
2 said reference potential is ground.
- 1 5. The non-volatile integrated memory circuit of claim 3 wherein  
2 said reference potential is  $V_r$  less than ground.

1 6. The non-volatile integrated memory circuit of claim 1 wherein  
2 said dielectric memory material is selected from the group  
3 comprising oxides, oxynitrides, ferroelectric materials, silicon  
4 rich oxide, silicon nitride, silicon oxy-nitride, silicon rich  
5 silicon dioxide, tantalum pentoxide, carbides, ceramics, aluminum  
6 oxide, silicon carbide and ferroelectric materials.

1 7. The non-volatile integrated memory circuit of claim 1 wherein  
2 said dielectric memory material is a multilayered dielectric.

1 8. The non-volatile integrated memory circuit of claim 7 wherein  
2 said multilayered dielectric is SNOS.

1 9. The non-volatile integrated memory circuit of claim 7 wherein  
2 said multilayered dielectric is SONOS.

1 10. The non-volatile integrated memory circuit of claim 1  
2 wherein said memory transistor is an n-channel device, said  
3 supply voltage is applied to the drain, and said read voltage is  
4 of magnitude larger than a threshold voltage of the memory  
5 transistor after it has been freshly erased.

1 11. The non-volatile integrated memory circuit of claim 1  
2 wherein a difference between a potential on the drain of said  
3 memory transistor and said read voltage is of magnitude greater  
4 than  $V_{cc} - V_{ds,sat}$ , where  $V_{ds,sat}$  is the magnitude of the saturation  
5 voltage of the memory transistor.

1 12. A non-volatile integrated memory array, comprising:  
2 a semiconductor substrate;  
3 a plurality of addressable memory transistors in said  
4 substrate, each of said memory transistors having a source, a  
5 drain, a gate, and a dielectric memory material that has  
6 programmable memory states that produce a first threshold of  
7 magnitude less than a magnitude of a supply voltage when the  
8 memory transistor is erased and a different threshold when the  
9 memory transistor is programmed;

10           biasing circuitry for applying selected read biasing  
11 voltages to the gate, drain, and source of at least an addressed  
12 one of said memory transistors, said read biasing voltages  
13 including a read voltage,  $V_r$ , of magnitude less than the supply  
14 voltage, applied to the source and gate, with the supply voltage  
15 applied between the drain and substrate;

16           and sensing circuitry for sensing a current generated at the  
17 drain of said memory transistor in accordance with the  
18 programmable state of said dielectric memory material of said  
19 addressed memory transistor.

1       13. The non-volatile integrated memory array of claim 12 further  
2 comprising circuitry for deselecting nonaddressed memory  
3 transistors.

1       14. The non-volatile integrated memory circuit of claim 13  
2 wherein said biasing circuitry further comprises circuitry for  
3 applying a voltage to the substrate.

1       15. The non-volatile integrated memory circuit of claim 14  
2 wherein said memory transistors are an n-channel memory  
3 transistors, said supply voltage is applied to the drains of the  
4 n-channel memory transistors, and said voltage applied to the  
5 substrate is a reference potential,  $V_{ss}$ .

1       16. The non-volatile integrated memory circuit of claim 15  
2 wherein said reference potential is  $V_r$  less than ground.

1       17. The non-volatile integrated memory circuit of claim 15  
2 wherein said reference potential is ground.

1       18. The non-volatile integrated memory array of claim 13 wherein  
2 said nonaddressed memory transistors are n-channel devices and  
3 said circuitry for deselecting nonaddressed memory transistors  
4 comprises circuitry for applying selected inhibit biasing  
5 voltages to the gate, drain, and source of nonaddressed memory  
6 transistors, said inhibit biasing voltages including a supply

7 voltage applied to the drains, and a read voltage,  $V_r$ , of  
8 magnitude less than the supply voltage applied to the sources,  
9 and a reference potential,  $V_{ss}$ , applied to the gates.

1 19. The non-volatile integrated memory circuit of claim 12  
2 wherein said dielectric memory material is selected from the  
3 group comprising oxides, oxynitrides, ferroelectric materials,  
4 silicon rich oxide, silicon nitride, silicon oxy-nitride, silicon  
5 rich silicon dioxide, tantalum pentoxide, carbides, ceramics,  
6 aluminum oxide, silicon carbide and ferroelectric materials.

1 20. The non-volatile integrated memory circuit of claim 12  
2 wherein said dielectric memory material is a multilayered  
3 dielectric.

1 21. The non-volatile integrated memory circuit of claim 20  
2 wherein said multilayered dielectric is SNOS.

1 22. The non-volatile integrated memory circuit of claim 20  
2 wherein said multilayered dielectric is SONOS.

1 23. The non-volatile integrated memory circuit of claim 12  
2 wherein said memory transistors are n-channel devices and said  
3 read voltage is of magnitude larger than a threshold voltage of  
4 the memory transistor after it has been freshly erased.

1 24. The non-volatile integrated memory circuit of claim 12  
2 wherein the potential difference between said voltage applied to  
3 the drain and said read voltage is of magnitude greater than the  
4 supply voltage minus  $V_{ds,sat}$ , where  $V_{ds,sat}$  is the magnitude of the  
5 saturation voltage of the memory transistor.

1 25. A method for operating a non-volatile integrated memory  
2 circuit having at least one memory cell with a single memory  
3 transistor having a source, a drain, a gate, and a dielectric  
4 memory material that has programmable memory states that produce  
5 a first transistor threshold of magnitude less than a magnitude

6 of a supply voltage, when the memory transistor is erased and a  
7 different threshold when the memory transistor is programmed,  
8 comprising:

9 applying read biasing voltages to said memory transistor,  
10 including a read voltage,  $V_r$ , of magnitude less than the  
11 magnitude of the supply voltage to the source and gate, with the  
12 supply voltage applied between the drain and substrate;

13 and sensing a current generated at the drain of said memory  
14 transistor in accordance with a programmable state of dielectric  
15 memory material.

1 26. The method of claim 25 further comprising applying a further  
2 read biasing voltage by applying a voltage to the substrate.

1 27. The method of claim 26 wherein said memory transistor is an  
2 n-channel device and said step of applying read biasing voltages  
3 comprises applying said voltage to the substrate at a reference  
4 potential,  $V_{ss}$ , and applying said supply voltage to the drain.

1 28. The method of claim 25 further comprising selecting said  
2 dielectric material from the group comprising oxides,  
3 oxynitrides, ferroelectric materials, silicon rich oxide, silicon  
4 nitride, silicon oxy-nitride, silicon rich silicon dioxide,  
5 tantalum pentoxide, carbides, ceramics, aluminum oxide, silicon  
6 carbide and ferroelectric materials.

1 29. The method of claim 25 further comprising forming said  
2 dielectric memory material from a multilayered dielectric.

1 30. The method of claim 25 further comprising forming said  
2 dielectric memory material from SNOS.

1 31. The method of claim 25 further comprising forming said  
2 dielectric memory material from SONOS.

1 32. The method of claim 25 wherein said memory transistor is an  
2 n-channel device and said applying read biasing voltages further



3 comprises establishing said read voltage to have a magnitude  
4 larger than a threshold voltage of the memory transistor after  
5 it has been freshly erased, and applying said supply voltage  
6 applied to the drain of said n-channel device.

1 33. The method of claim 25 wherein said biasing further  
2 comprises establishing the potential difference between the drain  
3 voltage and said read voltage to have a magnitude larger than the  
4 supply voltage minus  $V_{ds,sat}$ , where  $V_{ds,sat}$  is the magnitude of a  
5 saturation voltage of the memory transistor.

1 34. A method for reading an array of non-volatile integrated  
2 memory cells, each cell having a single memory transistor having  
3 a source, a drain, a gate, and a dielectric memory material that  
4 has programmable memory states that produce a first transistor  
5 threshold of magnitude less than a supply voltage when the memory  
6 transistor is erased and a different threshold when the memory  
7 transistor is programmed, comprising:

8 applying read biasing voltages to a memory transistor of an  
9 addressed one of said cells, said read biasing voltages including  
10 a read voltage,  $V_r$ , of magnitude less than the magnitude of the  
11 supply voltage to the source and gate and with the supply voltage  
12 applied between the drain and substrate;

13 and sensing a current generated at the drain of said memory  
14 transistor in accordance with a programmable state of said  
15 dielectric memory material.

1 35. The method of claim 34 further comprising deselecting memory  
2 transistors of nonaddressed cells.

1 36. The method of claim 35 wherein said deselected memory  
2 transistor is an n-channel device and said step of deselecting  
3 memory transistors of nonaddressed cells comprises applying  
4 selected inhibit biasing voltages to the gate, drain, and source  
5 of memory transistors of said nonaddressed cells, said inhibit  
6 biasing voltages including the supply voltage,  $V_{cc}$ , applied to  
7 the drains, and a read voltage,  $V_r$ , of magnitude less than the

8 supply voltage, applied to the sources, and a reference  
9 potential,  $V_{ss}$ , applied to the gates.

1 37. The method of claim 34 further comprising applying a read  
2 biasing voltage to the substrate.

1 38. The method of claim 37 wherein said memory transistors are  
2 n-channel devices and said step of applying a read biasing  
3 voltage to the substrate comprises applying a reference  
4 potential,  $V_{ss}$ , to said substrate, and establishing said voltage  
5 applied to the drain at the supply voltage,  $V_{cc}$ .

1 39. The method of claim 37 wherein said step of applying a read  
2 biasing voltage to the substrate comprises applying a reference  
3 potential of  $V_r$  less than ground to said substrate.

1 40. The method of claim 34 further comprising selecting said  
2 dielectric memory material from the group comprising oxides,  
3 oxynitrides, ferroelectric materials, silicon rich oxide, silicon  
4 nitride, silicon oxy-nitride, silicon rich silicon dioxide,  
5 tantalum pentoxide, carbides, ceramics, aluminum oxide, silicon  
6 carbide and ferroelectric materials.

1 41. The method of claim 34 further comprising selecting said  
2 dielectric memory material is a multilayered dielectric.

1 42. The method of claim 41 wherein said step of selecting said  
2 dielectric memory material is a multilayered dielectric is  
3 selecting SNOS.

1 43. The method of claim 41 wherein said step of selecting said  
2 dielectric memory material is a multilayered dielectric is  
3 selecting SONOS.

1 44. The method of claim 34 wherein said memory transistors are  
2 n-channel devices and said biasing further comprises establishing  
3 said read voltage to have a magnitude larger than a threshold

4 voltage of the memory transistor after it has been freshly  
5 erased, and said voltage applied to the drain at the supply  
6 voltage,  $V_{cc}$ .

1 45. The method of claim 34 further establishing the potential  
2 difference between said voltage applied to the drain and said  
3 read voltage to have a magnitude greater than the supply voltage  
4 minus  $V_{ds,sat}$ , where  $V_{ds,sat}$  is the magnitude of a saturation voltage  
5 of the memory transistor.

FIG. 1





FIG. 2







FIG. 5




FIG. 6





FIG. 7



**INTERNATIONAL SEARCH REPORT**

International application No.  
PCT/US93/10485

**A. CLASSIFICATION OF SUBJECT MATTER**  
 IPC(5) :G11C 11/40  
 US CL :365/184  
 According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**  
 Minimum documentation searched (classification system followed by classification symbols)  
 U.S. : 365/184, 186; 257/324

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US, A, 4,769,787 (Furusawa et al) 06 September 1988, See the whole document	1-45
A	US, A, 4,264,376 (Yatsuda et al) 28 April 1981, See the whole document	6-8, 19-21, 40-42
A	US, A, 4,306,353 (Jacobs et al) 22 December 1981, See the whole document	6-9, 19-22, 40-43

Further documents are listed in the continuation of Box C.  See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be part of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search 26 January 1994	Date of mailing of the international search report 04 FEB 1994
--	---

Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. NOT APPLICABLE	Authorized officer For WILLIAM D. LARKINS <i>Smille</i> Telephone No. (703) 308-4941
--	--